Hardware Cache Coherent Input/Output
Hardware cache coherent I/O is a new feature of the PA-RISC architecture that involves the I/O hardware in ensuring cache coherence, thereby reducing CPU and memory overhead and increasing performance.
by Todd J. Kjos, Helen Nusbaum, Michael K. Traynor, and Brendan A. Voge
Article 6 - feb96a6.pdf
This article is available in Adobe Acrobat format (PDF). To view this article you need to have Acrobat Reader 2.0 or later installed on your system. The Acrobat reader is available free of charge in Unix, Dos, Windows and Macintosh formats. You can download the reader from Adobe Systems (www.adobe.com)