hewlett-packard UNITED STATES
Skip site-wide navigation link group hewlett-packard home products and services support solutions how to buy
hewlett-packard logo with invent tag line - jump to hp.com home page
End of site-wide navigation link group
 
printable version
hp journal online
hp labs skip lorem ipsum dolor navigation menu link group
search
contact hp
in this issue
table of contents
about the cover
what's ahead
online issues
hp journal home
hp labs home
about hp labs
research
news and events
careers @ labs
technical reports
worldwide sites
end of lorem ipsum dolor navigation menu link group
go to article skip lorem ipsum dolor navigation menu link group
1 2 3 4 5
6 7 8 9 10
11 12
end of lorem ipsum dolor navigation menu link group
December 1997, Article 11

December 1997, Article 11

A 2.488-Gbit/s Silicon Bipolar Clock and Data Recovery Circuit for SONET Fiber-Optic Communications Networks

Adjustment-free clock and data recovery for 2.488-Gbit/s SONET applications is provided by a 1.77W, 3.45 X 3.45-mm2 chip implemented in a 25-GHz fT silicon bipolar process. The chip has an on-chip VCO and operates from 2 to 3 Gbits/s over process, voltage, and temperature variations with a single off-chip filter capacitor. For network monitoring, a highly reliable loss-of-signal detector is provided. For good mechanical, thermal, and RF performance, a custom package was developed using HPs fine-line hybrid process.

by Richard Walker, Cheryl Stout, Chu-Sun Yen, and Lewis R. Dove


Article 11 - dec97a11.pdf


This article is available in Adobe Acrobat format (PDF). To view this article you need to have Acrobat Reader 2.0 or later installed on your system. The Acrobat reader is available free of charge in Unix, Dos, Windows and Macintosh formats. You can download the reader from Adobe Systems (www.adobe.com)
Skip page footer
printable version
privacy statement using this site means you accept its terms © 1994-2002 hewlett-packard company
End of page footer