hewlett-packard UNITED STATES
Skip site-wide navigation link group hewlett-packard home products and services support solutions how to buy
hewlett-packard logo with invent tag line - jump to hp.com home page
End of site-wide navigation link group
printable version
hp journal online
hp labs skip lorem ipsum dolor navigation menu link group
contact hp
in this issue
table of contents
about the cover
what's ahead
online issues
hp journal home
hp labs home
about hp labs
news and events
careers @ labs
technical reports
worldwide sites
end of lorem ipsum dolor navigation menu link group
go to article skip lorem ipsum dolor navigation menu link group
1 2 3 4 5
6 7 8 9 10
11 12 13 14 15
16 17
end of lorem ipsum dolor navigation menu link group
table of contents

April 1997,
Volume 48, Issue 2


A Family of Instruments for Testing Mixed-Signal Circuits and Systems
by Robert A. Witte
Testing a Mixed-Signal Design Based on a Single-Chip Microcontroller
by Jerald B. Murphy
Design of a Mixed-Signal Oscilloscope
by Matthew S. Holcomb, Stuart O. Hall, Warren S. Tustin, Patrick J. Burkart, and Steven D. Roach
Sustained Sample Rate in Digital Oscilloscopes
by Steven B. Warntjes
Acquisition Clock Dithering in a Digital Oscilloscope
by Derek E. Toeppen
An Oscilloscope-Like Logic Timing Analyzer
by Steven B. Warntjes
High-Sample-Rate Multiprocessor-Based Oscilloscopes
by R. Scott Brunton
A Dielectric Spectrometer for Liquid Using the Electromagnetic Induction Method
by Hideki Wakamatsu
Emulating ATM Network Impairments in the Laboratory
by Robert W. Dmitroca, Susan G. Gibson, Trevor R. Hill, Luisa Mola Morales, and Chong Tean Ong
A Message Handling System for B-ISDN User-Network Interface Signaling Test Software
by Satoshi Naganawa and Richard Z. Zuo
Object-Oriented Network Management Development
by Peter E. Mellquist and Thomas Murray
Design of an Enhanced Vector Network Analyzer
by Frank K. David, Frederic W. Woodhull II, Richard R. Barg, Joel P. Dunsmore, Douglas C. Bender, Barry A. Brown, and Stanley E. Jaffe
Optimization of Interconnect Geometry for High-Performance Microprocessors
by Khalid Rahmat and Soo-Young Oh
Designing, Simulating, and Testing an Analog Phase-Locked Loop in a Digital Environment
by Thomas J. Thatcher, Michael M. Oshima, and Cindy Botelho
Analog Behavioral Modeling and Mixed-Mode Simulation with SABER and Verilog
by Ben B. Sheng, Hugh S.C. Wallace, and James S. Ignowski
Physical Design of 0.35- m Gate Arrays for Symmetric Multiprocessing Servers
by Lionel C. Bening, Tony M. Brewer, Harry D. Foster, Jeffrey S. Quigley, Robert A. Sussman, Paul F. Vogel, and Aaron W. Wells
Fast Turnaround of a Structured Custom IC Design Using Advanced Design Tools and Methodology
by Rory L. Fisher, Stephen R. Herbener, John R. Morgan, and John R. Pessetto

Skip page footer
printable version
privacy statement using this site means you accept its terms © 1994-2002 hewlett-packard company
End of page footer